INFORMATION DISCLOSURE CITATION IN AN APPLICATION				ATTY. DOCKET NO. 57454-990		SERIAL NO.	
			APPLICANT Hideyuki NODA, et al.				
(PTO-1449)				FILING DATE November 17, 2003 GROUP N 2824			
U.S. PATENT DOCUMENTS							
EXAMINER'S INITIALS	PATENT NO.	ATE		NAME	CLASS	SUBCLASS	FILING DATE
at	5,101,248	3/31/199	2 TAKEBU	CHI	257	314	
	5,293,336	3/8/1994	Ishii et al		365	149	
	5,825,712	10/20/98	Higashi et	al	365	230.03	
	4,482,985	11/13/84	Itoh et al		365	226	· · · · · · · · · · · · · · · · · · ·
	4,471,373	9/1984	Shimizu et	al	257	315	
	5,610,858	3/1997	Iwahashi		365	185.23	
	5,256,892 10/93		Yoshida		257	306	
	2001/0010654 8/2001		Shau	Shau		222	
at	5,592,434	1/1997	Iwamoto e	t al	365 365	233	
	<u> </u>			<u>.</u>			
	<u> </u>		,				
FOREIGN PATENT DOCUMENTS EXAMINER'S							
NITIALS	PATENT NO.	DATE	ou	INTRY	CASS	SUBCASS	Transation Yes
at	11-238-860	Aug. 31, 1999	JAPAN (with abstract)	English	HOLL	27/108	
红	11-214656A	8/1999	Japan (Shimiz	zu et al)	HOLL	27/108	
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
at	"A 5.3-GB/s Embedded SDRAM Core with Slight-Boost Scheme", A. Yamazaki et al., IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 5, MAY 1999, pp. 661-667						
	<u> </u>	·					
		*					
EXAMINER DATE CONSIDERED							
Calte 06/21/2005							

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.